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Abstract
The endcap muon detector for CMS uses Cathode Strip
Chambers (CSCs) to deliver precise muon position and timing
information in a high background rate environment[1]. Trigger
electronics for this system need to reliably identify the bunch
crossing in spite of drift times spanning several crossings, and
need to precisely measure the muon bend plane coordinate in
each station to allow momentum measurement in spite of limited
magnetic bending power. Prototypes were placed in test beams at
CERN in the summers of 1998 and 1999. Results from these tests
on pattern identification, timing efficiency, and spatial resolution
are presented. Plans for future developments are also described.
1.  CMS ENDCAP MUON CSC SYSTEM
Before discussing the details of the electronics, it is useful to
review the general layout of the Cathode Strip Chamber system
used in the CMS Endcap Muon detector. This detector is planned
for 4 stations, however, at present construction money for only 3
stations is assured. There are 432 CSC chambers, each 10- or 20-
degree trapezoidal 6-layer chambers in the 3-station detector as
shown in Figure 1.
Figure 1 CSC stations for one of the CMS endcaps. The iron
disks between the stations are not shown.
 In each of the six layers of a chamber, some 1000 anode wires
supply gas amplification. Charges on orthogonal radial strips are
read by precision electronics and are used offline for precision
position measurement in the solenoid bend plane, i.e. the f
coordinate. Since the wire signals are larger, they are amplified
by faster electronics and are mainly used to indicate the 25ns
LHC bunch crossing from which a muon came.
2.  CSC TRIGGER PRIM ITIVES
Simulations indicate that at maximum luminosity, several
background clusters exist within each CSC at any given time. To
reduce the otherwise huge background rate, CSC trigger
primitives are formed from the spatial coincidence of clusters in
the 6 layers of the chamber.
The cathode strip cluster position is determined for triggering
to one-half of a strip width in each layer[2].  This is done with a
16-channel 'comparator' ASIC that inputs amplified and shaped
signals and compares the charges on all adjacent and next-to-
adjacent strips. If a strip charge is found to be larger than those
on its neighbors, a hit is assigned to the strip. Also, comparison
of left versus right neighbour strip charges allows assignment of
the hit to the right or left side of the central strip, effectively
doubling the resolution. The six layers are then brought into
coincid nce in 'Local Charged Track' (LCT) pattern circuitry (see
Figure 2) to establish position of the muon to an RMS accuracy
of 0.10-0.15 strip widths. Strip widths range from 6-16mm.
Because of the slow 150ns rise-time of the cathode
amplifier/shapers, the cathodes cannot uniquely identify the
bunch crossing.
The anode wires are ganged 10-15 to a group, and their signals
are fed into amplifier/constant-fraction discriminators. Since the
drift time can be as large as 50ns, a multi-layer coincidence
technique in the anode LCT pattern circuitry is used to identify
the bunch crossing. For each spatial pattern of anode hits, a low
coincidence level, typically 2 layers, is used to establish timing,
whereas a high coincidence level, typically 4 layers, is used to
establish the existence of a muon track. The algorithm is
illustrated in Figure 2.
Figure 2 Algorithms for trigger primitives for cathodes and
anode planes of CSC chambers.
3.  1998 PROTOTYPES AND RESULTS
Electronics prototypes were tested on a full-size prototype of
the largest CSC chamber in the summer of 1998 at CERN.  Tests
were done first at the H2 beam line, where a Silicon beam
telescope was used for resolution studies. Later tests were done at
the GIF (Gamma Irradiation Facility), where LHC-like
backgrounds were provided by an intense gamma source. The
chamber is shown at the H2 beam line in Figure 3.
Figure 3 CSC chamber in the CERN H2 beam line during
Summer 1998.
3.1  Cathode Comparator ASIC Tests
The 16-channel cathode comparator ASICs that were tested
during summer 1998 had 32 half-strip output bits. Six of these
chips were mounted on a 96-channel comparator board (Figure 4)
that attached directly through connectors to the cathode front-end
board. The 192 half-strip bits were converted from TTL levels to
differential LVDS and 96 of these signals were driven on cables
to a cathode LCT card in a CAMAC crate, where they were
recorded.
Figure 4 Comparator ASICs (center) mounted on the
comparator board used in 1998 tests.
The efficiency of the comparator ASICs for identifying the
correct half-strip was determined in two ways. First, the half-strip
bits were compared to bits predicted by the precision charge
determination of the front-end DAQ cards[3]. These cards
employ switched-capacitor arrays (SCAs) for charge storage, and
ADCs for digitization. Typical noise levels on the DAQ data
were 1.6fC (1.6mV after the amplifier/shapers), while typically
the total cathode charge read out was 100fC. The efficiency was
found to be 90.4±0.2% for exact half-strip match, while a match
window of ±1 half-strips yielded an efficiency of 98.3±0.1%. The
second way to determine the comparator match efficiency is less
biased but gives lower statistics. This method uses the precision
DAQ data to track muons through the chamber, leaving out one
layer (#3) from the fit. The extrapolated position in this layer is
then compared to the half-strip bit found by the comparator
ASIC. By this method, the efficiency for exact match is measured
to be 88.2±0.7% for exact half-strip match, while a widened
match window of ±1 half-strips yields an efficiency of
94.9±0.4%.
3.2  Cathode LCT Tests
The half-strip bits found by the comparator ASICs were sent to
the cathode LCT card (Figure 5), which identified the multi-layer
patterns of valid muon trajectories. A mezzanine card converted
LVDS signals to TTL levels. These signals were distributed by a
"front" Altera 10K50 FPGA to Cypress 128Kx8bit SRAMs,
which found the patterns, while a "rear" Alt ra 10K20 FPGA
collected the patterns (if any) found by the SRAMs and selected
the best according to pattern number. Higher numbers
corresponded to larger numbers of hit layers and straighter tracks.
The CAMAC interface was implemented in another Altera
10K20 FPGA. Output trigger information was fed through a
National Instruments Channel-Link to a "Trigger Motherboard"
which sorted LCTs in the case of multiple candidates, and
performed a time coincidence between cathode LCTs and anode
LCTs.
Figure 5 The cathode LCT card on an extender card.
Patterns having four or more hits corresponding to a straight
line within a particular angular range were allowed. An additional
feature of the cathode LCT card was the ability to trigger on
high-angle tracks, which could be very low-momentum tracks in
the case of CMS. This was done by grouping the half-strips 4:1
into di-strip units. At 40 MHz, the cathode LCT module searched
for low-Pt patterns. When such a pattern was found, four
subsequent clock cycles followed in which the module searched
for patterns using half-strip bits. If di-strip patterns and half-strip
were both found, the half-strip patterns were always favoured,
except in the case of a 6-hit di-strip pattern and a 4-hit half-strip
pattern.
The efficiency of the cathode LCT card for identifying muons
was measured in one case by comparison with the precision DAQ
data, and in the other by comparison to external muon tracking
provided by a Silicon telescope. The position reported by the
cathode LCT card corresponded to the track position at chamber
layer 3. When DAQ data was found in Layer 3, the position of
the cathode LCT was compared to the Layer 3 cluster center. Of
these events, 95% were found as half-strip patterns, 4% were
found as di-strip patterns only, and 0.8% were not found by the
cathode LCT card. The deviations in position between the DAQ
data and the cathode LCT trigger are shown in Figure6, in half-
strip units.
Figure 6 Position resolution of cathode LCT as compared to
DAQ data: on top for half-strip patterns, on bottom for di-
strip patterns found. The "overflow"  bin is for missing
cathode LCTs.
The second method for estimating the efficiency, as well as
resolution, of the cathode LCT card, is by using the Silicon
tracking telescope. This telescope defines tracks to an accuracy
of about 100 mm after 100cm extrapolation to the chamber. Half-
strip cathode patterns were found for 96% of the tracks, with
position residuals (Figure 7) very close to a box distribution one-
half strip wide. Another 3.7% of tracks were found as di-strip
patterns by the cathode LCT logic. The positions of these tracks
in di-strip units (Figure 8), shows that di-strip patterns occur at
the boundaries between half-strips, where the half-strip pattern
tables were not optimally tuned. Another 0.25% of tracks were
not found by the cathode LCT logic. The tracks for these events
point mainly to the boundaries between di-strip units, where
again the pattern tables were not optimally tuned. The net
cathode LCT efficiency is found to be 99.75±0.04% in this study.
Figure 7 Residuals from Silicon-based tracking versus  the
cathode LCT half-strip pattern position.
Figure 8 Positions of Silicon-based tracks for muons found as
di-strip patterns but not half-strip patterns.
3.3  Anode LCT Tests
The anode LCT card differs from the cathode LCT card only
in FPGA and RAM configurations. For the anode LCT card,
there are two efficiencies to be evaluated: wire pattern-finding,
and bunch crossing identification. The wire pattern-finding
efficiency was found by comparison of the position of layer 3
TDC hits to the anode LCT position (Figure 9). It is found that
98.7% of tracks match exactly, 0.8% match within 1 wire group,
0.4% are further away, and 0.1% of events contain no anode LCT
pattern. If ±1 wire group matching is allowed, the overall anode
LCT pattern finding is then 99.5±0.1% efficient.
Figure 9 Comparison of anode LCT wire found to the TDC
wire in chamber layer 3.
To find the bunch crossing efficiency, the anode LCT module
uses an n-layer coincidence technique. At the test beam, the
muons arrive asynchronously to the 40 MHz clock used by the
synchronous electronics, unlike in the LHC conditions. The
phase of the muon arrival was determined by using a TDC to
measure the delay between the muon scintillator and the 40 MHz
clock. An efficiency was determined by using only data which
had the optimum phase, as shown in Figure 10. This figure also
verifies the system timing accuracy specification of ±2 ns, since
the bunch crossing efficiency is still high. Such curves were
measured for all choices of layer coincidence, and the
efficiencies for correct bunch crossing identification are shown in
Table 1. Optimal efficiency is found for coincidence levels 2, 3,
or 4.
Figure 10 Efficiency versus phase of the muon arrival with
respect to the 40 MHz electronics clock.




Relative Timing Bunch Crossing
ID Efficiency
1 0 ns 98.0±1.0%
2 +3 ns 99.2±0.3%
3 +8 ns 99.2±0.3%
4 +12 ns 99.1±0.5%
5 +14 ns 98.5±0.6%
6 +19 ns 98.0±0.8%
The bunch crossing efficiency of the anode LCT has also been
studied at the GIF facility versus background rate. The efficiency
stays above 99% up to the nominal maximum LHC rate of 20
kHz/wire group, dropping only slightly to about 98.5% at seven
times the maximum rate, i.e. 140 kHz.
3.4  Trigger Motherboard Tests
It is anticipated that anode and cathode LCTs will be brought
into time coincidence with a window of ±1 bunch crossing at the
Trigger Motherboard. The mode of triggering and the high rate of
test beam muons did not allow a background-free test. However,
the relative timing between anode and cathode was found with
some background by plotting all of the time differences between
cathode and anode LCTs, which were stored in a FIFO in the
Trigger Motherboard prototype. The efficiency for time
coincidence within ±1 crossing was measured to be 98%. A
higher efficiency could be attained by applying a phase
correction for the muon arrival versus 40 MHz clock phase times.
4. 1999 ENGINEERING PROTOTYPES
During 1999, a number of design changes were made to
improve system design and reduce costs. In particular, 4:1 data
compression was added to the comparator ASIC, anode data was
latched at the LHC frequency on the front-end boards, and the
LCT modules were re-designed to allow higher channel density
and faster processing. Both anode and cathode front-end cards
used National Instruments Channel-Links to compress the data
carried to the LCT cards by serialization. The trigger modules
were tested at the CERN GIF facility during September 1999.
Detailed results are not yet available from these tests.
The most important parameter for the comparator ASIC is the
offset on the comparators. The measurements for 96 channels are
histogrammed in F gure 11. The RMS spread of 1.9mV is similar
to the amplifier/shaper noise level, and simulations show that a
half-strip efficiency of about 93% may be expected with this
level of threshold spread. The addition of amplifier/shaper noise
results in a half-strip efficiency close to the observed 90% level
described earlier in this note. The data compression algorithm
used in this latest comparator ASIC takes advantage of the slow-
developing preamp/shaper signals, which peak in 150ns and have
a full width of about 300ns. Since comparisons of adjacent strip
charges can result in only one half-strip within any di-strip unit,
the four half-strip bits which were formerly produced can be
replaced by a single-bit 40 MHz serial "triad". The first bit of the
triad indicates the presence of a hit, and is followed by a 2-bit
address of the half-strip hit within the distrip.
Figure 11 Histogram of thresholds (mV) on comparator
ASIC channels.
During 1999, a 96-channel anode front-end board (Figure 12)
was made, incorporating trigger features. Analog and digital
sections were kept completely separate, sending only differential
LVDS signals between the sections. The amplifier/discriminator
ASICs included a fine-delay adjustment feature with 3ns per step.
This allows data to be latched at the LHC frequency with the
correct phase, regardless of time-of-flight and other delays. The
data was latched at 40 MHz and serialized with National
Instruments Channel-Links, then output on two 26-pin SCSI
connectors to Skew-Clear cables for transmission to the LCT
cards.
Figur  12  Anode front-end 96-channel board.
9U-size LCT cards produced in 1999 (see Figure 13) handle
large numbers of front-end signals, due to the data compression
in comparator ASICs as well as the use of Channel-Links.
Cathode LCT boards take strip signals (480) from an entire
chamber, while anode LCT boards handled 192 wire groups, one
half of a chamber. Input signals are received by Channel-Links
and fed into a single Altera 10K200E FPGA. Cathode and anode
LCT boards differ only by the FPGA configuration. The LCT
boards record input bits and found patterns to the DAQ system
through a FIFO dump to a DAQ motherboard.
Figure 13  LCT99 480- or 192-channel board.
5. FUTURE PLANS
The system as configured in 1999 tests is close to the expected
CMS system. At present, the expense of cables and anode front-
end boards looks to be greatly reduced if the anode LCT card is
placed on-chamber. A prototype card handling an entire chamber
will be produced next year. Radiation testing and comparator
ASIC production may also take place during the coming year.
Other work that may begin later will be to combine the cathode
LCT and Trigger Motherboard functionality on a single card to
reduce costs and improve trigger latency, and the use of TTC for
clocking. The issues of slow control and remote configuration
have not yet been fully solved for this system and will need to be
addressed soon.
6. CONCLUSIONS
The basic design of the CSC trigger primitives for the CMS
endcap muon system has been verified using prototypes running
in muon test beams with and without LHC-like background
conditions. A comparator ASIC has undergone three generations
and may be ready for production. Two generations of re-
programmable cathode and anode LCT modules have been
produced, and are close to the final design stage. Some additional
modifications to the system design are being contemplated
mainly to reduce cost.
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